• ASIC Methodology/ CAD

    Amazon (Sunnyvale, CA)
    …Amazon Echo, and the Astro personal robot. What will you help us create? As an ASIC Methodology / CAD engineer you will create and maintain automated design ... flows that improve the efficiency and design quality of the finished ASIC products. Key job responsibilities - Develop automated flows for improving the SoC design… more
    Amazon (03/12/25)
    - Related Jobs
  • ASIC CAD Engineer

    Fortive Corporation (Boulder, CO)
    We are seeking an experienced and detail-oriented CAD Engineer to join our team. The successful candidate will work with a Senior CAD Engineer to ... to create, modify, and maintain an intuitive and automated ASIC design environment. In this role you will acquire...design environment management. Responsibilities - Work with a Senior CAD Engineer to: + Develop, enhance, and… more
    Fortive Corporation (03/29/25)
    - Related Jobs
  • ASIC Engineer , EDA Infrastructure

    Meta (Austin, TX)
    …on Chip (SoC) and IP for data center applications. **Required Skills:** ASIC Engineer , EDA Infrastructure Responsibilities: 1. Front End implementation flow ... **Summary:** Meta is hiring ASIC EDA Infrastructure Engineers within our Infrastructure ...for individuals with experience in EDA flow and methodology, CAD /automation and ASIC infrastructure to build efficient… more
    Meta (02/06/25)
    - Related Jobs
  • ASIC Package Engineer SI/PI

    Meta (Sunnyvale, CA)
    **Summary:** Meta is looking for an experienced ASIC Packaging Engineer , Signal Integrity, and Power Integrity focus for its ASIC packaging team to support ... as part of a world-class engineering team. **Required Skills:** ASIC Package Engineer SI/PI Responsibilities: 1. Drive...Experience with consumer hardware design, review and bring-up process, CAD tools, constraint manager etc. 24. 5+ years of… more
    Meta (02/14/25)
    - Related Jobs
  • Physical Design Engineer - ASIC

    Capgemini (San Francisco, CA)
    **Job description:** Experienced ASIC Packaging Engineer , Signal Integrity, and Power Integrity focus for its ASIC packaging team to support the development ... by Capgemini. **Job:** _Developer_ **Organization:** _ERD PPL US_ **Title:** _Physical Design Engineer - ASIC Package Engineer SI/PI Engineer_ **Location:**… more
    Capgemini (03/13/25)
    - Related Jobs
  • ASIC Package SI/PI Engineer

    Capgemini (San Francisco, CA)
    **Job description:** Capgemini Engineering is looking for an experience ASIC Package Engineer to join our semiconductor domain. The engineer will be working ... correlate simulation results and improve design flow. + Work closely with Architecture, ASIC , Mixed Signal, Package, and PCB Design teams to design and ensure… more
    Capgemini (03/19/25)
    - Related Jobs
  • ASIC Design Engineer

    NVIDIA (Santa Clara, CA)
    NVIDIA is looking for an ASIC Design Engineer to join our Memory Subsystem Team! As an ASIC Design engineer at NVIDIA, you'll join a group of ... including RTL design, synthesis, functional verification and timing analysis using innovative CAD tools and using the latest process technologies. What we need to… more
    NVIDIA (04/03/25)
    - Related Jobs
  • ASIC Timing and Methodology Engineer

    Qualcomm (San Diego, CA)
    …Engineering Group, Engineering Group > ASICS Engineering **General Summary:** As a Timing Engineer , you will play a vital role in Timing analysis targeting the ... physical design team (and other teams) on timing closure, CAD teams, IP teams and Design Technology Teams for...contribution for STA timing sign off. + A timing Engineer should be able to understand all kind of… more
    Qualcomm (01/14/25)
    - Related Jobs
  • Senior ASIC Design Engineer - Memory…

    NVIDIA (Santa Clara, CA)
    We are now looking for a Senior ASIC Design Engineer for Memory Controllers. As a Senior Designer at NVIDIA, you'll join a group of hardworking engineers to ... including RTL design, synthesis, functional verification and timing analysis using groundbreaking CAD tools and using the latest process technologies. What we need… more
    NVIDIA (02/13/25)
    - Related Jobs
  • Senior E/E & Semiconductor Engineer

    Capgemini (San Francisco, CA)
    **Job Summary:** We are seeking a skilled CAD Infrastructure engineer to support our ASIC design team. The ideal candidate will be responsible for developing ... Proven experience in CAD tool development and support, preferably in an ASIC design environment. . **Technical Skills:** Proficiency in CAD tools (eg,… more
    Capgemini (02/01/25)
    - Related Jobs