• IC Layout Engineer

    SpaceX (Redmond, WA)
    IC Layout Engineer ( Silicon Engineering) at SpaceX Redmond, WA SpaceX was founded under the belief that a future where humanity is out exploring the ... make this possible, with the ultimate goal of enabling human life on Mars. IC LAYOUT ENGINEER ( SILICON ENGINEERING) At SpaceX we're leveraging our… more
    SpaceX (12/25/24)
    - Related Jobs
  • Silicon IC Layout Designer

    Skyworks (Cedar Rapids, IA)
    Silicon IC Layout Designer Apply now " Date:Jan 10, 2025 Location: Cedar Rapids, IA, US Company: Skyworks If you are looking for a challenging and exciting ... Layout team is seeking a Principal Layout Designer responsible for the layout of RF/Analog silicon IC 's in accordance with our defined best practices… more
    Skyworks (12/13/24)
    - Related Jobs
  • IC Package Design Engineer

    SpaceX (Irvine, CA)
    IC Package Design Engineer ( Silicon Engineering) at SpaceX Irvine, CA SpaceX was founded under the belief that a future where humanity is out exploring the ... the ultimate goal of enabling human life on Mars. IC PACKAGE DESIGN ENGINEER ( SILICON ...BGA configuration and package structure + Responsible for package/SIP layout , optimization, design verification and tapeout + Interface and… more
    SpaceX (12/24/24)
    - Related Jobs
  • RF/Analog IC Design Engineer

    SpaceX (Redmond, WA)
    RF/Analog IC Design Engineer ( Silicon ...partition functions between hardware and software domains + Perform IC floor planning and layout + Model ... with the ultimate goal of enabling human life on Mars. RF/ANALOG IC DESIGN ENGINEER ( SILICON ENGINEERING) At SpaceX we're leveraging our experience in… more
    SpaceX (12/30/24)
    - Related Jobs
  • Integrated Circuit ( IC ) Layout

    MIT Lincoln Laboratory (Lexington, MA)
    …vertically integrated in-house resources to facilitate design, lithographic mask layout , material growth and characterization, fabrication (eg, silicon , ... member of a multi-disciplinary team responsible for the design and layout of lithographic masks for silicon -based, compound-semiconductor, and… more
    MIT Lincoln Laboratory (12/11/24)
    - Related Jobs
  • Analog/Power IC Design Engineer

    Skyworks (Austin, TX)
    Analog/Power IC Design Engineer - Summer Intern...and using behavioral models of blocks and the entire IC , doing and/or supervising physical layout and ... way the world communicates. Requisition ID: 73883 Job Description Seeking an Analog/Power IC Design Engineer Summer Intern 2025 for developing complex analog… more
    Skyworks (12/25/24)
    - Related Jobs
  • Staff Analog IC Design Engineer

    Skyworks (Irvine, CA)
    Staff Analog IC Design Engineer Apply now " Date:Jan 27, 2025 Location: Irvine, CA, US Company: Skyworks If you are looking for a challenging and exciting career ... cell phone applications. You'll be paired with an experienced engineer to support you as an integral part of...in implementing on-chip ESD protection strategies for HBM/MM/CDM on IC + Strong understanding of silicon fabrication… more
    Skyworks (11/17/24)
    - Related Jobs
  • Analog IC Design Engineer -CSTM

    Texas Instruments (Dallas, TX)
    …Work with and provide guidance to physical designers and monitors the progress of IC layout + Collaborate with Design Verification teams during the pre-PG phase ... communications. **In this role, responsibilities may include:** + Lead an Analog IC design team with product ownership and responsibility from definition to release… more
    Texas Instruments (01/06/25)
    - Related Jobs
  • Analog IC Design Engineer

    Insight Global (Irvine, CA)
    …and etc - Experienced in implementing on-chip ESD protection strategies for HBM/MM/CDM on IC - Strong understanding of silicon fabrication and how it affects the ... PhD and 3 years. MSEE preferred - Demonstrated Analog IC design experience using SOI CMOS - Proficient with...techniques to mitigate analog signal noise coupling and optimum layout for performance, and die size trade off -… more
    Insight Global (01/11/25)
    - Related Jobs
  • Senior Analog Layout Engineer

    Capgemini (San Francisco, CA)
    **Job description:** **Senior Analog Layout Engineer ** will be responsible for layout of high-performance analog cores such as analog-to-digital converters, ... digital-to-analog converters, PLL, transceivers, etc. Responsibilities include leading IC layout of cutting-edge high-performance, high-speed CMOS integrated… more
    Capgemini (01/17/25)
    - Related Jobs